The microprocessor issues ALE during first T-state of

Microprocessor
The microprocessor issues ALE during first T-state of

memory WRITE cycle only

fetch cycle only

every machine cycle

memory READ cycle only

memory WRITE cycle only

fetch cycle only

every machine cycle

memory READ cycle only

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor
An e-mail message can be sent to many recipients.

True

False

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor
Which of the following interrupt is both level and edge sensitive?

INTR

TRAP

RST 5.5

RST 7.5

INTR

TRAP

RST 5.5

RST 7.5

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor
_____________is used to read the status of the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by loading into the A register a byte which defines the condition of the mask bits for the interrupts.

RIM

SIM

EI

DI

RIM

SIM

EI

DI

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor
EPROMs are preferred for storing programs while developing new microprocessor based system. Because of their

all the above characteristic

random access characteristic

non-volatile characteristic

erasable and programmable characteristic

all the above characteristic

random access characteristic

non-volatile characteristic

erasable and programmable characteristic

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor
Cycle stealing mode of DMA operation involves

The DMA control waiting for the microprocessor to finish execution of the program and then takes over the buses

Data transfer takes place between the I/O device and memory during every alternate clock cycle

While the microprocessor is executing a program an interface circuit takes over control of address, data, control buses when not in use by microprocessor

DMA controller taking over the address, data and control buses while a block of data is transferred between memory and I/O device

The DMA control waiting for the microprocessor to finish execution of the program and then takes over the buses

Data transfer takes place between the I/O device and memory during every alternate clock cycle

While the microprocessor is executing a program an interface circuit takes over control of address, data, control buses when not in use by microprocessor

DMA controller taking over the address, data and control buses while a block of data is transferred between memory and I/O device

ANSWER DOWNLOAD EXAMIANS APP

Microprocessor

Microprocessor The microprocessor issues ALE during first T-state of

Microprocessor An e-mail message can be sent to many recipients.

Microprocessor Which of the following interrupt is both level and edge sensitive?

Microprocessor _____________is used to read the status of the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by loading into the A register a byte which defines the condition of the mask bits for the interrupts.

Microprocessor EPROMs are preferred for storing programs while developing new microprocessor based system. Because of their

Microprocessor Cycle stealing mode of DMA operation involves

Microprocessor
The microprocessor issues ALE during first T-state of

Microprocessor
An e-mail message can be sent to many recipients.

Microprocessor
Which of the following interrupt is both level and edge sensitive?

Microprocessor
_____________is used to read the status of the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by loading into the A register a byte which defines the condition of the mask bits for the interrupts.

Microprocessor
EPROMs are preferred for storing programs while developing new microprocessor based system. Because of their

Microprocessor
Cycle stealing mode of DMA operation involves