Microprocessor A sequence of two registers that multiplies the content of DE register pair by two and stores the result in HL register pair (in 8085 assembly language) is PCHL & DAD D XTHL & DAD H XCHG & DAD B XCHG & DAD H PCHL & DAD D XTHL & DAD H XCHG & DAD B XCHG & DAD H ANSWER DOWNLOAD EXAMIANS APP
Microprocessor An e-mail message can be sent to many recipients. True False True False ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assertion(A): The frequency of 8085 system is ½ of the crystal frequency. Reason(R): Microprocessor (8085) requires a two phase clock. A is false but R is true A is true but R is false Both A & R are true but R is not the correct explanation of A Both A & R are true and R is the correct explanation of A A is false but R is true A is true but R is false Both A & R are true but R is not the correct explanation of A Both A & R are true and R is the correct explanation of A ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Assertion(A): Ready signal of microprocessor is used to detect whether a peripheral is ready for the data transfer or not. Reason(R): In the microprocessor during data transfer operations, the wait states are added by forcing the ready signal low. Both A & R are true but R is not the correct explanation of A . A is false but R is true. A is true but R is false. Both A & R are true and R is the correct explanation of A. Both A & R are true but R is not the correct explanation of A . A is false but R is true. A is true but R is false. Both A & R are true and R is the correct explanation of A. ANSWER DOWNLOAD EXAMIANS APP
Microprocessor During OPCODE fetch the state of S0 and S1 is 00 11 10 01 00 11 10 01 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS