Digital Electronics NAND. gates are preferred over others because these have lower fabrication area consume least electronic power can be used to make any gate provide maximum density in a chip. have lower fabrication area consume least electronic power can be used to make any gate provide maximum density in a chip. ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics "What would happen, if smaller logic modules are utilized for performing logical functions associated with FPGA? A. Propagation delay will increase B. FPGA area will increase C. Wastage of logic modules will not be prevented D. Number of interconnected paths in device will decrease" C & D A & B A & D B & C C & D A & B A & D B & C ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics In ULSI, the number of gate circuits per chip is > 50,000 1,00,000 to 10,00,000 50,000 to 99,999 > 1,00,000 > 50,000 1,00,000 to 10,00,000 50,000 to 99,999 > 1,00,000 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics For the design of a combinational circuit with four inputs using only NAND gates, the number of K-maps required for the simplification process is 4 1 0 2 4 1 0 2 ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics Positive integers must be represented by signed numbers None of these Both A and B unsigned number signed numbers None of these Both A and B unsigned number ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics What is the minimum number of NOR gates required realizing an X-OR gating? 3 6 4 5 3 6 4 5 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS