Digital Electronics In the toggle mode a JK flip-flop has J = 0, K = 0. J = 0, K = 1. J = 1, K = 0. J = 1, K = 1. J = 0, K = 0. J = 0, K = 1. J = 1, K = 0. J = 1, K = 1. ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The output of a logic gate is 0 when all its inputs are at logic 0. The gate is either an OR or an X-OR an OR or an X-NOR a NAND or an X-OR an AND or a NOR an OR or an X-OR an OR or an X-NOR a NAND or an X-OR an AND or a NOR ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics The terms which cannot be combined further in the tabular method are called implicants selective prime implicants essential prime implicants prime implicants implicants selective prime implicants essential prime implicants prime implicants ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics A half adder is a ________ circuit. Sequential Combinational Both A and B None Sequential Combinational Both A and B None ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics For checking the parity of a digital word, it is preferable to use NAND gates X-OR gates AND gates NOR gates NAND gates X-OR gates AND gates NOR gates ANSWER DOWNLOAD EXAMIANS APP
Digital Electronics NAND. gates are preferred over others because these have lower fabrication area provide maximum density in a chip. can be used to make any gate consume least electronic power have lower fabrication area provide maximum density in a chip. can be used to make any gate consume least electronic power ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS