Microprocessor An I/O processor controls the flow of information between Cache memory and I/O devices Two I/O devices Cache and main memory Main memory and I/O devices Cache memory and I/O devices Two I/O devices Cache and main memory Main memory and I/O devices ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following? Memory cycle Clock cycle Machine cycle Instruction cycle Memory cycle Clock cycle Machine cycle Instruction cycle ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Ready pin of microprocessor is used to provide direct memory access to indicate that microprocessor is ready to receive inputs to indicate that microprocessor is ready to receive outputs to introduce wait state to provide direct memory access to indicate that microprocessor is ready to receive inputs to indicate that microprocessor is ready to receive outputs to introduce wait state ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The data bus of any microprocessor is always Unidirectional Bi-directional None Either unidirectional or bi-directional Unidirectional Bi-directional None Either unidirectional or bi-directional ANSWER DOWNLOAD EXAMIANS APP
Microprocessor Which of the following statements for intel 8085 is correct? PC specifies the address of the instruction to be executed PC specifies the address of the instruction being executed PC specifies the number of instructions executed so far Program Counter (PC) specifies the address of the instruction last executed PC specifies the address of the instruction to be executed PC specifies the address of the instruction being executed PC specifies the number of instructions executed so far Program Counter (PC) specifies the address of the instruction last executed ANSWER DOWNLOAD EXAMIANS APP
Microprocessor The content of the A15-A8 (higher order address lines) while executing “IN 8-bit port address” instruction are irrelevant all bits set (i.e. FFH) all bits reset (i.e. 00H) same as the content of A7-A0 irrelevant all bits set (i.e. FFH) all bits reset (i.e. 00H) same as the content of A7-A0 ANSWER DOWNLOAD EXAMIANS APP
EXAMIANS