• HOME
  • QUIZ
  • CONTACT US
EXAMIANS
  • COMPUTER
  • CURRENT AFFAIRS
  • ENGINEERING
    • Chemical Engineering
    • Civil Engineering
    • Computer Engineering
    • Electrical Engineering
    • Mechanical Engineering
  • ENGLISH GRAMMAR
  • GK
  • GUJARATI MCQ

Digital Electronics

Digital Electronics
A gate is disabled when its disable input is at logic 0. The gate is

 OR
 NOR
 AND
 none of these

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Digital circuit can be made by the repeated use of ___________

OR gates
None of these
NOT gates
NAND gates

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
X OR X' will result

 X'
 X
 1
 0

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Master-slave flip flop consists of ________ flip-flop(s).

 2
 4
 1
 3

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
One bit full adder has ________ inputs

 any number
 3
 4
 2

ANSWER DOWNLOAD EXAMIANS APP

Digital Electronics
Which logic family provide minimum power dissipation

 JFET
 CMOS
 ECL
 TTL

ANSWER DOWNLOAD EXAMIANS APP
MORE MCQ ON Digital Electronics

DOWNLOAD APP

  • APPLE
    from app store
  • ANDROID
    from play store

SEARCH

LOGIN HERE


  • GOOGLE

FIND US

  • 1.70K
    FOLLOW US
  • EXAMIANSSTUDY FOR YOUR DREAMS.
  • SUPPORT :SUPPORT EMAIL ACCOUNT : examians@yahoo.com

OTHER WEBSITES

  • GUJARATI MCQ
  • ACCOUNTIANS

QUICK LINKS

  • HOME
  • QUIZ
  • PRIVACY POLICY
  • DISCLAIMER
  • TERMS & CONDITIONS
  • CONTACT US
↑